


U.S. Department of Commerce, Patent and Trademark Office					Attorney Docket No.: 023-0013			
					Application No.: 09/990,894			
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>					Applicant(s): Roy E. Scheuerlein			
(Use several sheets if necessary)					Filing Date: Nov. 16, 2001			
					Group Art Unit: 2818			
					Date Submitted: January 3, 2002			
<b>U.S. Patent Documents</b>								
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
cy	AA	4,646,266	Feb. 24, 1987	Ovshinsky et al.	365	105		
	AB	4,730,273	Mar. 8, 1988	Sluss	365	96		
	AC	4,740,925	Apr. 26, 1988	Kaszubinski et al.	365	200		
	AD	4,809,231	Feb. 28, 1989	Shannon et al.	365	201		
	AE	5,241,500	Aug. 31, 1993	Barth, Jr. et al.	365	189.01		
	AF	5,315,558	May 24, 1994	Hag	365	230.01		
	AG	5,331,594	Jul. 19, 1994	Hotta	365	201		
	AH	5,400,344	Mar. 21, 1995	Mori	371	21.4		
	AI	5,455,796	Oct. 3, 1995	Inui et al.	365	201		
	AJ	5,469,396	Nov. 21, 1995	Eltoukhy	365	210		
cy	AK	5,526,312	Jun. 11, 1996	Eltoukhy	365	201		
<b>Foreign Patent Documents</b>								
							Translation	
		Document	Date	Country	Class	Subclass	Yes	No
	AL							
	AM							
	AN							
	AP							
<b>OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)</b>								
	AR	U.S. App. No. 09/748,649, filed Dec. 22, 2000, "Partial Selection of Passive Element Memory Cell Sub-Arrays for Write Operations," inventors Roy E. Scheuerlein and Matthew P. Crawley, 38 pp.						
	AS	U.S. App. No. 09/897,774, filed June 29, 2001, "Method and Apparatus for Biasing Selected and Unselected Array Lines when Writing a Memory Array," inventor Roy E. Scheuerlein, 76 pp.						
	AT	U.S. App. No. 09/897,705, filed June 29, 2001, "Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack," inventors Bendik Kleveland et al., 72 pp.						
Examiner <i>Cyola</i>		Date Considered 4/03						
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.								



U.S. Department of Commerce, Patent and Trademark Office	Attorney Docket No.: 023-0013
	Application No.: 09/990,894
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicant(s): Roy E. Scheuerlein
(Use several sheets if necessary)	Filing Date: Nov. 16, 2001
	Group Art Unit: 2818
	Date Submitted: January 3, 2002

## U.S. Patent Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
cy	AA	5,572,476	Nov. 5, 1996	Eltoukhy	365	210	
	AB	5,574,690	Nov. 12, 1996	Kesel et al.	365	201	
	AC	5,608,670	Mar. 4, 1997	Akaogi et al.	365	185.23	
	AD	5,615,164	Mar. 25, 1997	Kirihata et al.	365	230.06	
	AE	5,619,460	Apr. 8, 1997	Kirihata et al.	365	201	
	AF	5,657,284	Aug. 12, 1997	Beffa	365	201	
	AG	5,751,012	May 12, 1998	Wolstenholme et al.	257	5	
	AH	5,793,675	Aug. 11, 1998	Cappelletti et al.	365	185.09	
	AI	5,835,396	Nov. 10, 1998	Zhang	365	51	
	AJ	5,848,010	Dec. 8, 1998	Sher	365	201	
cy	AK	5,881,010	Mar. 9, 1999	Artieri	365	222	

## Foreign Patent Documents

							Translation	
		Document	Date	Country	Class	Subclass	Yes	No
	AL							
	AM							
	AN							
	AP							

## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

	AR	U.S. App. No. 09/896,468, filed June 29, 2001, "Current Sensing Method and Apparatus Particularly Useful for a Memory Array of Cells having Diode-Like Characteristics," inventor Roy E. Scheuerlein, 54 pp.
cy	AS	U.S. App. No. 09/897,704, filed June 29, 2001, "Memory Array Incorporating Noise Detection Line," inventor Roy E. Scheuerlein, 46 pp. <i>U.S. Patent 6,525,94</i>
	AT	U.S. App. No. 09/747,574, filed Dec. 22, 2000, entitled "Three-Dimensional Memory Array and Method for Storing Data Bits and ECC Bits Therein," and naming inventors Thomas H. Lee, James M. Cleaves and Mark G. Johnson, 18 pages.
	AU	U.S. App. No. 09/560,626, filed April 28, 2000, "Three-Dimensional Memory Array and Method of Fabrication," inventor Johan Knall, 48 pp.

Examiner

Cy John

Date Considered

4/03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office

Attorney Docket No.: 023-0013

Application No.: 09/990,894

Applicant(s): Roy E. Scheuerlein

Filing Date: Nov. 16, 2001

Group Art Unit: 2818

Date Submitted: January 3, 2002

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

## U.S. Patent Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
cy	AA	5,883,826	Mar. 16, 1999	Wendell et al.	365	63	
	AB	5,892,716	Apr. 6, 1999	Ingalls	365	189.05	
	AC	5,995,429	Nov. 30, 1999	Kojima et al.	365	201	
	AD	6,034,882	Mar. 7, 2000	Johnson et al.	365	103	
	AE	6,038,183	Mar. 14, 2000	Tsukude	365	201	
	AF	6,055,180	Apr. 25, 2000	Gudesen et al.	365	175	
	AG	6,104,650	Aug. 15, 2000	Shore	365	201	
	AH	6,111,801	Aug. 29, 2000	Brady	365	201	
	AI	6,112,322	Aug. 29, 2000	McGibney et al.	714	721	
	AJ	6,125,071	Sep. 26, 2000	Kohno et al.	365	230.03	
cy	AK	6,160,745	Dec. 12, 2000	Hashimoto	365	200	

## Foreign Patent Documents

## Translation

	Document	Date	Country	Class	Subclass	Yes	No
AL							
AM							
AN							
AP							

## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

AR	U.S. App. No. 09/638,428, filed Aug. 14, 2000, "Low Cost Three-Dimensional Memory Array," inventors Mark G. Johnson et al., 25 pp.
AS	U.S. App. No. 09/814,727, filed March 21, 2001, "Three Dimensional Memory Array and Method of Fabrication," inventors Johan Knall and Mark G. Johnson, 49 pp.
AT	U.S. App. No. 09/896,814, filed June 29, 2001, "Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern Under a Plurality of Memory Arrays," inventor Roy E. Scheuerlein, 28 pp.


Examiner

Date Considered

4/03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office					Attorney Docket No.: 023-0013		
					Application No.: 09/990,894		
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>					Applicant(s): Roy E. Scheuerlein		
(Use several sheets if necessary)					Filing Date: Nov. 16, 2001		
					Group Art Unit: 2818		
					Date Submitted: January 3, 2002		



U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

Foreign Patent Documents							Translation	
		Document	Date	Country	Class	Subclass	Yes	No
	AL							
	AM							
	AN							
	AP							

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		
cy	AR	Kim C. Hardee and Rahul Sud, "A Fault-Tolerant 30 ns/375 mW 16K x 1 NMOS Static RAM," IEEE Journal of Solid-State Circuits, Vol. SC-16, No. 5, Oct. 1981, pp. 435-443.
cy	AS	Toshio Wada et al, "A 15-ns 1024-Bit Fully Static MOS RAM," IEEE Journal of Solid-State Circuits, Vol. SC-13, No. 5, Oct. 1978, pp. 635-639.
cy	AT	T. Takeshima et al, "A 55ns 16 MbDRAM, ISSCC 89, 1989 IEEE International Solid-State Circuits Conference, Session 16: Dynamic RAMs, p. 246-247.

Examiner <u>Cydh</u>	Date Considered <u>4/03</u>
----------------------	-----------------------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office				Attorney Docket No.: 023-0013		
				Application No.: 09/990,894		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s): Roy E. Scheuerlein		
(Use several sheets if necessary)				Filing Date: November 16, 2001		
				Group Art Unit: 2818		
				Date Submitted: January 8, 2003		
<b>U.S. Patent Documents</b>						
*Examiner Initial		Document Number	Date	Name		
Cy	AA	5,428,621	Jun. 27, 1995	Mehrotra et al.		
Cy	AB	6,370,070 B1	Apr. 9, 2002	Chevallier et al.		
Cy	AC	6,407,953	Jun. 18, 2002	Cleeves		
Cy	AD	5,258,954	Nov. 2, 1993	Furuyama		
	AE					
	AF					
	AG					
	AH					
	AI					
	AJ					
	AK					
<b>Foreign Patent Documents</b>						
					Translation	
		Document	Date	Country	Yes	No
	AL					
	AM					
	AN					
	AP					
<b>OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)</b>						
	AR					
	AS					
	AT					
Examiner		Date Considered				
Cy		4/03				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.						